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Abstract-- A multi-level current reinjection concept, already
shown to provide acceptable harmonic reduction with fewer
switching components than the conventional multi-level schemes,
is described in this paper with reference to its performance when
operated as a STATCOM. PSCAD/EMTDC is used to illustrate
the steady state and fast dynamic response to system changes,
both under symmetrical and asymmetrical terminal voltage
conditions.
Index Terms Converters, Harmonics, Multi-Level
I. INTRODUCTION
In thyristor-controlled line-commutated voltage source
conversion (VSC), rapid changes in the ac supply voltage
can only be accommodated within narrow limits and with the
help of large series impedances; this solution, however, is
costly in terms of reactive power compensation requirements
and therefore the current conversion principle became the
acceptable alternative for large power conversion.
A dc-ripple reinjection concept was proposed to increase
the number of pulses of the conventional double-bridge
current source converter (CSC), which avoided the use of ac
and dc side filters [1]. However, the extra circuitry required
was not found cost competitive with the use of filters, mainly
because of the need to provide reactive compensation.
However, with the availability of self-commutating switches,
the reactive power is not a problem and the reinjection
concept has been revived and combined with the multi-level
technology. Thus multi-level voltage reinjection (MLVR)-
VSC has been proposed as an alternative to PWM [2][3], with
some important advantages over other multi-level
configurations, e.g. a reduction in the number of extra
switches and the possibility of commutating at zero voltage.
The MLR concept is also applicable to current source
conversion, which can be viewed as a dual topology, i.e. a
constant dc current, instead of dc voltage, is used for the
reinjection signal, and the dc current is unidirectional, while
its dc voltage can reverse instantaneously.
A multi-level current reinjection [MLCR] configuration is
used in this paper to produce a CSC-STATCOM, that
combines the advantages of the dc-ripple reinjection, multi-
level conversion and soft switching technologies.
II. STRUCTURE OF THE MULTI-LEVEL CSC STATCOM
The potential of the MLCR-CSC to operate effectively as a
STATCOM is discussed with reference to the five level
reinjection scheme shown in Figure 1. The five level
configuration is expected to meet harmonic standards without
the need for passive filters.
The configuration of Figure 1 uses a multi-tapped reactor
to produce the reinjection current waveforms for the two main
bridges. Unlike VSC, where equal size capacitors are required
to share the dc voltage, the taps of the reactor can be arranged
more flexibly to improve the ac current waveforms.
When the Sjl is fired to on state (all other reinjection
switches being off state), the load current Id, is supplied by the
star-connected bridge and only a very small excitation current
will flow through the delta-connected bridge. Similarly, when
only Sj5 is fired to on state, practically no dc current passes
through the star-connected bridge. These near zero current
conditions are provided to the switches in the main bridges to
achieve a zero current switching (ZCS) condition. Moreover,
to achieve the ZSC condition with the five-level configuration
of Figure 1, only the taps connected to Sj2 and Sj4 can be
adjusted and N1=N4 must be satisfied to ensure that the two
bridge dc side currents are the same in shape but with a 300
phase displacement.
Due to the ZSC condition, the techniques used in thyristor
based converters to ensure steady and dynamic voltage
balancing can also be applied to the MLCR-CSC; therefore
the series connection of power switches presents no problem.
Moreover, the unidirectional nature of the current in every
arm simplifies the snubber circuit design.
On the other hand, the ZCS condition does not apply to the
reinjection switches Sj1 to Sj5 and, therefore, a snubber circuits
must be provided for these switches. However, because only
unidirectional currents pass through these switches, the
snubbers can be of the simple RCD (resistor, capacitor, diode)
type.
The interface transformer has three windings per phase and
the turns ratios are k,1: 1 (primary to secondary) for the star and
k11: N for the delta connections respectively.
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Under symmetrical voltage source conditions, the dc
voltage ripple is small and of high frequency and, thus, the Lm
inductance required to suppress the dc current fluctuation is
very low. Under asymmetrical source conditions, however, a
relatively large Lm is required to limit the dc current ripple and
achieve sufficient ac current waveform quality. With reference
to dynamic performance, a higher reactor inductance should
reduce the current overshoot when the converter operation
changes form inductive to capacitive and vice versa.
III. CONTROL CHARACTERISTICS
The control and firing logic of the proposed STATCOM
MLCR is shown in Figure 2. The reactive power required by
the ac system, set as the main reference, is converted to the
imaginary current order I*Im and used in a close loop system.
By measuring the three-phase voltages and currents of the sc
source and performing a real and imaginary transformation,
the actual imaginary current 'in signal is detected. The MLCR-
CSC firing logic is synchronised with the ac power system
and the current error (I*ImdIm) is sent to a PI controller to
generate the required phase angle order to control the dc side
voltage and output current and thus generate the required
reactive power.
IV. STEADY-STATE WAVEFORMS
A PSCAD/EMTDC test system based on the circuit of
Figure 1 has been developed to verify the theoretical
waveforms of the proposed STATCOM. The power and
voltage ratings are 100 MVA (50 MVA per bridge) and 100
kV; the interface transformer nominal impedance 10%; the
multi-tapped reactor ratings are 25 MVA and 68 kV, its basic
operating frequency 300Hz (for a 50 HZ fundamental
frequency) and the dc smoothing inductance 2 H.
Figures 3 and 4 show the simulated current waveforms
corresponding to the generation of 1 pu inductive and
capacitive reactive powers respectively. The following current
waveforms are displayed in these figures:
(a) The star-connected bridge dc output IBY (the
nominal base being the dc current IdA)
(b) The delta-connected bridge dc output IBA (the
nominal base being the dc current IdA)
(c) The normalised ac output current laY of the star-
connected bridge (the nominal base being the dc
current 'dc).
(d) The normalised ac output current laA of the delta-
connected bridge (the nominal base being the dc
current IdA)
(e) The normalised ac output current IA (the nominal
base being the primary side reflection kjIdc of the
dc current.
(f) The output current spectrum IAn/IA1.
The THDs of the simulated output currents are 4.05 and
4.29 00 for capacitive and inductive operation respectively.
The waveforms of the two main bridge dc output currents
IBY and IBA in Figures 3 and 4 clearly show that they vary with
a frequency six times the source fundamental frequency, and
that the commutations of the main bridge switches occur in
the middle of the zero current regions (the duration of these
regions being 416 pts approximately).
V. DYNAMIC PERFORMANCE
The following base parameters are used in the displayed
simulated waveforms shown in Figure 5:
QSR=SS= 100 MVA for Q and Qref
VSR = Xl2 10043 kV for Udc and VA VB VC
ldcR =V3 ISR/ 1=/ kA for 'dc and IA IB IC
The simulated waveforms are:
(a) Q, Qref the generated reactive power and reactive
power order (capacitive being set to positive and
inductive to negative).
(b) 'dc, Udc the dc side average current and voltage.
(C) VA, IA the voltage and current on phase A of the power
source side.
(d) VB, IB the voltage and current on phase B of the power
source side
(e) Vc, Ic the voltage and current on phase C of the power
source side.
(f) Udc and IA,'B,'C the dc voltage and three-phase current
waveforms during the dynamic performance.
These waveforms illustrate the steady state and dynamic
performance of the five level MLCR-CSC functioning as a
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dynamic process finishes before the 0.49 second with a
maximum over-shoot under 18 %.
4. Qref changes from -1 pu to 0 at 0.65 seconds, Q drops to)
value at 0.68 seconds and the dynamic process finishes
without over-shoot.
The dynamic response indicates that the MLCR-CSC
STATCOM can change operating states from fully inductive
to fully capacitive and vice versa in a very short time. This is
so because the operating state change only involves changing
the gate control signal, without altering the energy storage
level; with the high rate of current charging or discharging the
dc current can change very fast (note the dc current
establishing and vanishing in Figure 5.
The waveforms in Figure 5(b) illustrate the dc current Id,
and voltage Ud, under steady and dynamic operating
conditions. The high pulse nature of the reinjection scheme
produces a dc voltage with high frequency ripple; this is better
displayed in Figure 5(f) for the period between 0.24 and 0.34
seconds.
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Figure 3. The Simulated Waveforms of The 5-Level
MLCR-CSC (leading)
STATCOM under closed loop control. In a period of 0.8
seconds the reactive power order is changed four times in full
steps, both increasing and decreasing. By choosing the
appropriate P and I parameters for the PI controller and a
suitable control logic, the MLCR-CSC responds to these
orders very well and generates the required reactive power
without steady error.
With reference to Figure 5, the following dynamic
performance is observed:
1. The reactive power order Qref changes from 0 to -1 pu at
0.06 seconds, the generated reactive power Q reaches the
required value at 0.09 seconds and the dynamic process
finishes at 0.1 seconds with a maximum over-shoot of
under 10 °.
2. Qref changes from -1 pu to 1 pu at 0.254 seconds, Q
reaches the required value at 0.27 seconds and the
dynamic process finishes before the 0.3 second without
observable over-shoot.
3. Qref changes from 1 pu to -1 pu at 0.45 seconds, Q
reaches the required value at 0.46 seconds and the
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Figure 4. The Simulated Waveforms of The 5-Level MLCR-
CSC (lagging)
The waveforms in Figures 5(c)(d) and (e) illustrate the
three-phase ac output currents and their phase relationship
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i the source voltage waveforms during the dynamic and be maintained constant for symmetrical and conditions and
[dy state processes. This information is expanded in Figure will have a relatively low amplitude ripple even under serious
>to demonstrate the dynamic response of the three-phase asymmetrical conditions. This is verified by the results shown
)ut currents and dc voltage in detail; these are shown to in Figure 6 for the following test system conditions:
)ond to the reactive power order quickly (the operating 1-A 20 00 drop in phase A for a period from 0.05 to 0.35
e can change from full scale inductive to full scale seconds
acitive in approximately one cycle) and also the harmonic 2- A 20 00 increase in phase A and a 80 00 drop in phase B
ortion of the ac output current is shown to be very low. for a period from 0.35 to 0.7 seconds.
MLCR-CSC STATOM Operation Waveorrs The simulations are carried out from inductive to capacitive
operation and then returned to inductive operation and the
simulated waveforms are arranged and normalised as those inO10 \ lFigure 5.
X f vThe time interval used for waveforms (a) to (e) is 0.8
o o 1 0. 03 0A O5 06 07 0 seconds, while that of (f) is 0.1 seconds, in order to display the
2 balanced three-phase currents in great detail.
In the region between 0.05-0.35 seconds only the voltage
of phase A drops by 20 0/O; under this condition, shown in
Figure 6(b), the dc current contains a low amplitude ripple at a
o a 1 02 03 044 05 0.f 07 0 8 frequency twice the fundamental; the reactive power and
three-phase output currents follow the imaginary current order
with nearly the same steady and dynamic performance as
0 those of the symmetrical condition illustrated in Figure 5.
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Figure 5. The Dynamic Responses of the MLCR-CSC
STATCOM
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A. Operation under Asymmetrical Source
In practice the power system voltage will always contain
some asymmetry, particularly under fault conditions, and
further simulation is needed to verify that the MLCR-CSC can
still supply balanced ac output currents under such conditions.
The dc voltage is strongly dependent on the source voltage
asymmetry; With a symmetrical source the dc voltage ripple is
of low amplitude and high frequency (48 times the
fundamental), while for asymmetrical conditions it will also
contain a lower frequency ripple of amplitude dependent on
the level of asymmetry. The dc current ripple in turn depends
on the dc voltage ripple and can only be reduced by adding dc
side inductance. With sufficient inductance the dc current can
01 02 03 044 05 06 0. la
9 I
7) 0ii,q-1
A4 046 048 05 O52 054
'me (second)
Figure 6. Asymmetrical Source Operation of 5-level MLCR-
CsC
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5In the region between 0.35-0.75 seconds, where the voltage
of phase A increases by 20 % and that of phase B drops by 80
% the peak to peak value of the dc current ripple is 10 % of
the average value; however, the dc voltage contains a ripple of
very high amplitude at a frequency twice the fundamental; the
reactive power and three-phase output currents also follow the
imaginary current order with similar steady and dynamic
performance as for the symmetrical condition illustrated in
Figure 5.
VI. CONCLUSIONS
In the proposed Multi-level current reinjection (MLCR)
converter configuration the currents supplied to the main
bridges are synchronised with the main bridge firing control
and a zero level current is produced when there are switches
commutating. This enables the main bridge valves to
commutate under the same conditions as line commutated
converters regardless of whether the operation is inductive or
capacitive. Besides eliminating the switching losses this
condition permits snubber-less structures for the main bridge
valves and eliminates the need for a high capacitance on the ac
side.
As the currents supplied to the converter bridges are
controlled to rise and fall step by step, very low di/dt will
occur during the main bridge switchings, thus reducing the
EMI levels.
An important feature of the MLCR-CSC, as compared with
the VSC alternative is the capability of maintaining balanced
three-phase current operation under asymmetrical source
voltage conditions.
PSCAD/EMTDC simulation has been used to verify the
theoretical steady state waveforms and to show the fast
dynamic response of the MLCR-CSC following disturbances,
which makes the MLCR CSC an attractive alternative for
STATCOM application.
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